Protocol
1-Wire
OneWire
Lab ready Full lab
Single-wire half-duplex bus with parasite power for sensors and ID chips. Presence pulse, ROM commands, and strict slot timing are the usual failure points.
Tags
single-wiresensorsdallastiming
Related protocols
I²C
Lab readyTwo-wire multi-master bus (SCL/SDA) with open-drain wired-AND, 7/10-bit addressing, and ACK bits after every byte. Start/stop conditions …
embedded
UART / RS-232
Lab readyAsynchronous character framing with start bit, 5–9 data bits, optional parity, and one or two stop bits. RS-232 defines voltage levels an…
embeddedindustrial