Protocol

UART / RS-232

Async serial · EIA-232

Lab ready Full lab

Asynchronous character framing with start bit, 5–9 data bits, optional parity, and one or two stop bits. RS-232 defines voltage levels and handshaking; TTL/CMOS UART uses the same timing at logic levels.

Tags

asyncbaudparitynrzserial

Sources

  • TIA-232-F (RS-232)
  • UART timing — common MCU reference manuals

Related protocols

RS-485

Lab ready

Differential multi-drop serial physical layer used under Modbus RTU, Profibus, and many industrial buses. Half-duplex pairs need directio…

embeddedindustrial

LIN

Lab ready

Low-cost single-master UART-based vehicle bus for body electronics. Schedule tables, break/sync/ID framing, and enhanced checksum define …

automotive

Modbus RTU

Lab ready

Binary Modbus ADU on serial lines: address, PDU (function + data), and CRC-16. Silent intervals of 3.5 character times delimit frames; fu…

industrialembedded

NMEA 0183

Lab ready

ASCII talker sentence protocol for GNSS and marine instruments, traditionally over 4800 8N1 serial (higher rates are common now). Sentenc…

embedded

USB CDC-ACM

Lab ready

USB class that presents a virtual COM port over bulk endpoints. Line coding and control lines map UART semantics onto USB transfers.

embedded