Protocol
CXL
Compute Express Link
Lab ready Full lab
Compute Express Link — a cache-coherent interconnect riding PCIe PHY for memory expanders and accelerators. .io, .cache, and .mem protocols attach devices with varying coherency. It aims to compose memory and accelerators beyond classic PCIe endpoints.
Tags
coherentmemoryacceleratorpcie-phy
Related protocols
PCI Express
Lab readyPCI Express — packetized serial I/O with lanes, LTSSM link training, and TLP/DLLP layers. Gen5/Gen6 rates and retimers define reach; ACS …
aistorageembedded
UCIe
Lab readyUniversal Chiplet Interconnect Express — a die-to-die standard with streaming and protocol mappings (including PCIe/CXL). Advanced packag…
ai
NVLink
Lab readyNVIDIA high-bandwidth GPU interconnect for peer-to-peer and coherent-ish memory traffic inside a node or NVSwitch domain. Generations dif…
ai