ProtoLab
  • Home
  • Catalog
  • Explore
  • Embedded
  • Telephony
  • AI
  • Glossary
  • Shane Code

Protocol

NVMe

NVM Express

Lab ready Full lab

NVM Express — PCIe register and queue interface for SSDs with submission/completion queues, PRP/SGL data pointers, and admin commands. Parallelism is the design point versus AHCI’s single-queue heritage. It is the host protocol under local flash and many NVMe-oF targets.

Domains

  • storage
  • ai

Layers

  • application
  • transport

Tags

ssdqueuespcieadmin

Sources

  • NVM Express Base Specification

Related protocols

PCI Express

Lab ready

PCI Express — packetized serial I/O with lanes, LTSSM link training, and TLP/DLLP layers. Gen5/Gen6 rates and retimers define reach; ACS …

aistorageembedded

NVMe over Fabrics

Lab ready

NVMe over Fabrics extends NVMe queues across RDMA, TCP, or Fibre Channel. Capsules map submission/completion queue entries over the fabri…

storageai

SATA

Lab ready

Serial ATA disk interconnect using FIS frames and typically an AHCI host interface. Link speed negotiation and Native Command Queuing def…

storage

GPUDirect Storage

Lab ready

GPUDirect Storage (GDS) provides a direct DMA path between NVMe and GPU memory, skipping host bounce buffers. Filesystem and driver suppo…

aistorage

ProtoLab · signal bench for protocols

Shane Code